FCBGA Package: Core with Thin Film Layers

 

 

     Stacked Micro-vias

         
In AMITEC's substrate, the micro-vias, electrically connecting  the build-up layers in the z-axis,are metal filled. The manufacturing  technology used  to create  these  micro-vias, involves  metal pillar formations followed by  dielectric coating and polishing steps to expose  the pillars  top  surfaces. Following, another  build-up  metal  layer can be formed on top of each exposed pillar (via) surface allowing  electrical  contact as  designed.This patented interconnect technology allows parallel formation of hundreds of thousands of vias per substrate with minimum  via diameter  of 10µm. Since all  vias are  filled  and  planarized,  they can also be structured one  on  top of  another. Due to the smaller area required  for  stacked  via  structure, greater wiring densities can be  achieved. Additionally,  the  power  paths  associated  with the  stacked  vias  are  less inductive, and therefore are able  to support  increased  switching  activities.  Also  the  voltage  drop for  each  stacked via  structure is reduced, providing a better power and ground connection to the chip assembled over the substrate.
                Stacked  Micro-vias  are shown  in the right side of  this cross section picture. Each via is  40µm  in  diameter.  The total  thickness  of  the  two  Build-up layers  shown  is 20µm. The flat  bumps on  top of  the flip chip pads are used  to assemble the chip to the substrate.
 

                                                                              « Back  1    2   3   4   5   6   7   8   9   10  Next »